Please type a plus sign (+) inside this box ->	+
--	---

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERC. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERC. Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

io respe	o respond to a concentration attended to the control name of the c						
Attorr	ney Docket No.	98A-191	9				
First I	nventor or App	lication Identifier	Frederick J. Kiko				
Title	IMPEDANCE	BLOCKING F	ILTER CIRCUIT				
_			1 1 1 1 1 1 1 1				

pri new nonprovisional applications under 37 C.F.R. § 1.53(b)) Express Mail Label No. Assistant Commissioner for Patents APPLICATION ELEMENTS ADDRESS TO: **Box Patent Application** See MPEP chapter 600 concerning utility patent application contents. Washington, DC 20231 * Fee Transmittal Form (e.g., PTO/SB/17) Х 5. Microfiche Computer Program (Appendix) (Submit an original and a duplicate for fee processing) 6. Nucleotide and/or Amino Acid Sequence Submission Х Specification 2. Total Pages (if applicable, all necessary) (preferred arrangement set forth below) Computer Readable Copy - Descriptive title of the Invention - Cross References to Related Applications Paper Copy (identical to computer copy) - Statement Regarding Fed sponsored R & D Statement verifying identity of above copies c. - Reference to Microfiche Appendix - Background of the Invention **ACCOMPANYING APPLICATION PARTS** - Brief Summary of the Invention Χ 7. Assignment Papers (cover sheet & document(s)) - Brief Description of the Drawings (if filed) 37 C.F.R.§3.73(b) Statement | Power of - Detailed Description 8. (when there is an assignee) Attorney - Claim(s) 9. English Translation Document (if applicable) - Abstract of the Disclosure Copies of IDS Information Disclosure 10. 3. Х Drawing(s) (35 U.S.C. 113) Total Sheets Statement (IDS)/PTO-1449 Citations Preliminary Amendment Oath or Declaration [Total Pages Return Receipt Postcard (MPEP 503) Х Χ a. Newly executed (original or copy) 12. (Should be specifically itemized) Copy from a prior application (37 C.F.R. § 1.63(d)) * Small Entity b. (for continuation/divisional with Box 16 completed) Statement filed in prior application, 13. Х Statement(s) Status still proper and desired DELETION OF INVENTOR(S) (PTO/SB/09-12) i. Certified Copy of Priority Document(s) Signed statement attached deleting inventor(s) named in the prior application, (if foreign priority is claimed) see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b). 15. Other: NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28). 16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment: Continuation Divisional Continuation-in-part (CIP) of prior application No: Prior application information: Examiner Group / Art Unit: For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts. CORRESPONDENCE ADDRESS Customer Number or Bar Code Label Correspondence address below (Insert Customer No. or Attach bar code label here) DAVIS CHIN, ESQ. Name Law Offices of Davis Chin 209 S. LaSalle Street Address Suite 410 City Chicago IL 60604-1202 State Zip Code U.S.A. 312-726-6448 312-368-0034 Country Telephone Name (Print/Type) DAVIS CHIM

Name (Print/Type) DAVIS CHIN 1 Registration No. (Attorney/Agent) 26,854

Signature Date Nov. 16,1978

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

PTO/SB/17 (2/98)
Approved for use through 9/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

-						
ñ	EE	TR	AN	ISN	/IIT	ΓAL

Patent fees are subject to annual revision on October 1. These are the fees effective October 1, 1997. Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12. See 37 C.F.R. §§ 1.27 and 1.28.

TOTAL AMOUNT OF PAYMENT

(\$) 435.00

The state of the s				
Complete if Known				
Application Number				
Filing Date				
First Named Inventor	Frederick J. Kiko			
Examiner Name				
Group / Art Unit				
Attorney Docket No.	98A-1919			

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)					
The Commissioner is hereby authorized to charge indicated fees and credit any over payments to: Deposit	3. ADDITIONAL FEES Large Entity Small Entity Fee Fee Fee Fee Code (\$) Code (\$)	Fee Paid				
Account Number	105 130 205 65 Surcharge - late filing fee or oath					
Deposit Account Name	127 50 227 25 Surcharge - late provisional filing fee or cover sheet.					
Charge Any Additional Charge the Issue Fee Set in	139 130 139 130 Non-English specification	1				
Fee Required Under 37 C.F.R. § 1.18 at the Mailing of the Notice of Allowance	147 2,520 147 2,520 For filing a request for reexamination					
2. 🗓 Payment Enclosed:	112 920* 112 920* Requesting publication of SIR prior to Examiner action					
Check Order Other	113 1,840* 113 1,840* Requesting publication of SIR after Examiner action					
	115 110 215 55 Extension for reply within first month					
FEE CALCULATION	116 400 216 200 Extension for reply within second month					
1. BASIC FILING FEE	117 950 217 475 Extension for reply within third month					
Large Entity Small Entity	118 1,510 218 755 Extension for reply within fourth month					
Fee Fee Fee Fee Description Fee Paid Code (\$) Code (\$)	128 2,060 228 1,030 Extension for reply within fifth month	1				
101 790 201 395 Utility filing fee 395.00	119 310 219 155 Notice of Appeal					
106 330 206 165 Design filing fee	120 310 220 155 Filing a brief in support of an appeal					
107 540 207 270 Plant filing fee	121 270 221 135 Request for oral hearing					
108 790 208 395 Reissue filing fee	138 1,510 138 1,510 Petition to institute a public use proceeding					
114 150 214 75 Provisional filing fee	140 110 240 55 Petition to revive - unavoidable					
SUBTOTAL (1) (\$) 395.00	141 1,320 241 660 Petition to revive - unintentional					
2. EXTRA CLAIM FEES	142 1,320 242 660 Utility issue fee (or reissue)					
Fee from Ext <u>ra Claims below Fee</u> Paid	143 450 243 225 Design issue fee	· · ·				
Total Claims 20 -20** = 0 X = 0.00	144 670 244 335 Plant issue fee					
Independent 2 - 3** = 0 X = 0.00	122 130 122 130 Petitions to the Commissioner					
Multiple Dependent = 0.00	123 50 123 50 Petitions related to provisional applications					
**or number previously paid, if greater; For Reissues, see below Large Entity Small Entity	126 240 126 240 Submission of Information Disclosure Stmt					
Fee Fee Fee Fee Description Code (\$) Code (\$)	581 40 581 40 Recording each patent assignment per property (times number of properties)	40.00				
103 22 203 11 Claims in excess of 20	146 790 246 395 Filing a submission after final rejection					
102 82 202 41 Independent claims in excess of 3	(37 CFR 1.129(a)) 149 790 249 395 For each additional invention to be					
104 270 204 135 Multiple dependent claim, if not paid						
109 82 209 41 ** Reissue independent claims over original patent	Other fee (specify)					
110 22 210 11 ** Reissue claims in excess of 20 and over original patent	Other fee (specify)					
SUBTOTAL (2) (\$) 00.00	Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)	40.00				
SUBMITTED BY	Complete (if applical	ole)				
Typed or Printed Name DAVIS CHIN, Attorney of I						
Signature Anns hen-	Date 11/16/98 Deposit Account User ID					

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

IMPEDANCE BLOCKING FILTER CIRCUIT

BACKGROUND OF THE INVENTION

1. Field of the Invention:

This invention relates generally to telecommunication systems and more particularly, it relates to an impedance blocking filter circuit used in telecommunication systems for interconnecting between incoming telephone lines from a telephone company's central office (C.O.) and subscriber or customer telephone equipment such as a telephone set located at a subscriber's premises so as to unconditionally block telephone impedance above 20 KHz.

2. Description of the Prior Art:

The prior art appears to be best exemplified in the following U.S. Letters Patent which were developed in a search directed to the subject matter in this application:

	4,613,732	4,823,383
20	4,742,541	5,642,416
	4,743,999	5,802,170

In U.S. Patent No. 4,823,383 issued to Cardot et al. on April 18, 1989, there is disclosed a protection device

10

15

20

for terminal equipment on telephone subscriber premises which includes a voltage surge protection circuit and/or a filter for providing protection against radio frequencies and interference. The filter is comprised of series inductors L1, L2, L3 and L5 interconnected between terminals E1 and S1 and series inductors L'1, L'2, L4 and L'5 interconnected between terminals E2 and S2. A capacitor C5 is connected between the junctions of the inductors L2, L3 and the inductors L'2, L4. The surge protection circuit includes thermistors TH1, TH2 and voltage limiters D1-D3.

In U.S. Patent No. 5,802,170 issued to Smith et al. on September 1, 1998, there is disclosed a customer bridge module for connecting telephone company wiring and subscriber telephone wiring in a telephone network interface apparatus. In one embodiment, the customer bridge module includes overcurrent protection and an RFI filter. The overcurrent protection is formed by positive temperature coefficient resistors 220, 222 and inductors. The RFI filter is formed by inductors 224a-224c, 226a-226c and capacitors 236a-236c. The inductors and capacitors are used to form a multi-pole low pass filter.

15

20

In U.S. Patent No. 5,642,416 issued to Hill et al. on June 24, 1997, there is disclosed an electromagnetic interference by-pass filter which suppresses RF noise currents conducted over the tip and ring leads of a telephone line-powered instrument. The filter includes first and second inductors 51, 53 and first and second capacitors 41, 43.

It is generally well-known these days that many telephone subscribers or customers also have a personal computer located on their premises. At times, the computer user receives ADSL (an acronym for Asymmetric Digital Subscriber Line) signals from the Internet over the same telephone lines via an Internet Server Provider (ISP). In order to increase the speed of downloading of information from the Internet, an ADSL network interface is typically purchased and installed between the incoming telephone lines and the user's computer. However, since one or more telephone subscriber terminal equipment such as telephone sets, facsimile machines and/or answering devices are also connected to the same incoming telephone lines via internal house wiring, ADSL interference problems may be caused by the terminal equipment which can significantly limit or reduce the data rate. In one situation, it has been experienced that the change of

10

15

20

state from "on-hook" to "off-hook" of the telephone equipment and sometimes the telephone terminal equipment even being "on-hook" can create a resonance effect to occur so as to drop the impedance value to less than 10 Ω (Ohms) at a frequency as high as 500 KHz.

Accordingly, it would be desirable to provide an impedance blocking filter circuit for connection to the telephone terminal equipment causing the erratic input impedances. The impedance blocking filter circuit of the present invention is of a modular design so as to be easily connected in series with the offending telephone terminal equipment. The impedance blocking filter circuit blocks unconditionally any telephone impedances (e.g., open, short, capacitive, inductive, resonant, or any combination thereof) above the frequency of 20 KHz.

SUMMARY OF THE INVENTION

Accordingly, it is a general object of the present invention to provide an impedance blocking filter circuit which effectively and efficiently eliminates ADSL interference caused by telephone terminal equipment.

It is an object of the present invention to provide an impedance blocking filter circuit for connection to telephone terminal equipment causing the erratic input impedances.

It is another object of the present invention to provide an impedance blocking filter circuit used in telecommunication systems for interconnecting between incoming telephone line and customer's terminal equipment so as to unconditionally block impedance above 20 KHz due to the customer's terminal equipment from an ADSL network interface unit and/or home networking interface unit.

It is still another object of the present invention to provide an impedance blocking filter circuit which is of a modular design so as to be easily connected in series with the offending telephone terminal equipment.

It is still yet another object of the present invention to provide an impedance blocking filter circuit which is comprised of six inductors, two resistors, and a capacitor.

10

15

In accordance with a preferred embodiment of the present invention, there is provided an impedance blocking filter circuit used in telecommunication systems for interconnecting between incoming telephone lines and customer's terminal equipment so as to unconditionally block impedances above 20 KHz due to the customer's terminal equipment from an ADSL network interface unit and/or home networking interface unit. The filter circuit includes first, second and third inductors connected in series between a first input terminal and a first common point. The first inductor has its one end connected to the first input terminal and its other end connected to one end of the second inductor. The second inductor has its other end connected to one end of the third inductor. The third inductor has its other end connected to the first common point. A first resistor has its one end also connected to the first common point and its other end connected to a first output terminal.

The filter circuit further includes fourth, fifth
and sixth inductors connected in series between a second
input terminal and a second common point. The fourth
inductor has its one end connected to the second input
terminal and its other end connected to one end of the
fifth inductor. The fifth inductor has its other end

connected to one end of the sixth inductor. The sixth inductor has its other end connected to the second common point. A second resistor has its one end also connected to the second common point and its other end connected to a second output terminal. A capacitor has its one end connected to the first common point and its other end connected to the second common point.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and advantages of the present invention will become more fully apparent from the following detailed description when read in conjunction with the accompanying drawings with like reference numerals indicating corresponding parts throughout, wherein:

Figure 1 is an overall block diagram of a telecommunication system for interconnecting a central office and a subscriber's premises, employing an impedance blocking filter circuit of the present invention;

Figure 2 is an exploded, perspective view of one 20 form of a module housing the impedance blocking filter circuit;

10

Figure 3 is a schematic circuit diagram of an impedance blocking filter circuit, constructed in accordance with the principles of the present invention;

Figure 4 is a schematic circuit diagram of a second embodiment of an impedance blocking filter circuit, in accordance with the principles of the present invention;

Figure 5 is a plot of input impedances of the impedance blocking filter circuit of Figure 3 for various telephone equipment impedances as a function of frequency;

Figure 6 is a schematic circuit diagram of current limiting protection circuitry for use with the filter circuit of Figure 3; and

Figure 7 is a schematic circuit diagram of a home 15 network demarcation filter for use with the filter circuit of Figure 3.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring now in detail to the drawings, there is illustrated in Figure 1 an overall block diagram of a

10

15

20

telecommunication system 10 for interconnecting a telephone company's central office (CO) 12 and a subscriber's premises 14 over a transmission media such as a conventional twisted pair of telephone lines 16. The telecommunication system 10 employs a plurality of impedance blocking filter circuits, constructed in accordance with the principles of the present invention, in which each is contained in a modular housing 18.

The central office 12 includes a telephone office switch 20 and an Internet Service Provider (ISP) 22. The telephone office switch 20 is used to send voice signals via a low-pass filter 24 and a surge protector 26 to the telephone line 16. The ISP 22 transmits ADSL data signals to a modem 28 which are then sent to the telephone lines 16 via a high-pass filter 30 and the surge protector 26. It should be understood that the voice signals from the telephone office switch 20 and the ADSL data signals from the ISP 22 can be transmitted simultaneously to the telephone lines 16. Further, the voice signals (speech) are in the frequency band between 300 and 3400 Hz, and the ADSL data signals are in the frequency band between 30 KHz and 2 MHz.

15

20

The subscriber's premises 14 includes a Network Interface Device (NID)/surge protector unit 32 which is connected to the incoming telephone lines 16 on its input side and is connected to the subscriber's internal wiring or house wiring 34 on its output side via a demarcation RJ-11 jack and plug unit 36. As can be seen, the subscriber's premises further includes a number of terminal equipment such as a plurality of telephone sets 40. At times, the computer user will be downloading information to a personal computer 38 from the Internet by receiving ADSL data signals transmitted by the ISP 22.

In order to optimize the downloading of this information from the Internet, the user can purchase and install an ADSL network interface unit 42 for connection between the computer 38 and a RJ-11 jack and plug unit 44. The ADSL network interface unit 42 includes a high-pass filter 41 connected to the RJ-11 unit 44 and an internal modem 43 connected to the computer 38. The RJ-11 unit 44 is connected to the house wiring 34 for receiving the ADSL signals from the telephone lines 16. However, it will be observed that the plurality of telephone sets 40 are also connected to the same house wiring 40 via RJ-11 units 46, 48 and 50, respectively.

10

15

20

If it were not for the impedance blocking filter circuits 18 in the present invention, the output impedance from each of the telephone sets 40 would be connected in parallel with the input impedance of the ADSL unit 42. Since the output impedances from the telephone sets are subject to wide variations due to, for example, changing from "on-hook" to "off-hook" so as to present either an open, a short, capacitive, inductive, resonant, or any combination thereof at frequencies above 20 KHz, this erratic impedance can significantly affect the rate of the ADSL data signals being received by the computer 38 via the ADSL network interface unit 42.

Therefore, the main purpose of the impedance blocking filter circuit of the present invention is to isolate the terminal equipment (telephone sets) impedances from the ADSL unit 42 and the house wiring 34 so as to eliminate degradation of the performance of the ADSL unit 42. Further, the impedance blocking filter circuit serves to attenuate the ADSL data signal from being received by the telephone sets 40 in order to prevent non-linear conversion to voice band signals. Moreover, to facilitate the installation required by the customer, the filter circuit is contained in the modular housing 18.

15

20

As can best be seen from Figure 2, one form of the modular housing 18 includes a base 52 and a snap-on removable cover 54. The base has a printed circuit board 56 which is fixedly secured thereto by screws 58 and has mounted thereon the electrical circuit components for the filter circuit 59. One end of the modular housing 18 has a RJ-11 jack 60 formed integrally therewith for connection to the telephone set. This connection is achieved by plugging a RJ-11 plug (not shown) from a telephone set into the jack 60. The other end of the modular housing 18 has a short length of cable 62 extending therefrom and terminating in a RJ-11 plug 64 which is connectable to the house wiring. In particular, the plug 64 is connected to the house wiring 34 by plugging the same into a wall socket (not shown) having a RJ-11 jack.

In Figure 3, there is shown a detailed schematic circuit diagram of the impedance blocking filter circuit 59 of the present invention for connection in series between the house wiring 34 and the terminal equipment (telephone set) of Figure 1. The filter circuit 59 includes two input (tip and ring) terminals 66, 68 which are connectable to the house wiring 34 via the RJ-11 plug 64 and two output (tip and ring) terminals 70, 72 which are connectable to the telephone set 40 via the RJ-11

10

15

20

jack 60. The filter circuit 59 is comprised of inductors L1-L6, a capacitor C1, and resistors R1, R2.

The inductors L5, L3, L1 and the resistor R1 are connected in series between the first or tip input terminal 66 and the first or tip output terminal 70. Similarly, the inductors L6, L4, L2 and the resistor R2 are connected in series between the second or ring input terminal 68 and the second or ring output terminal 72. The inductors L5 and L6 are each preferably formed of a ferrite toroid. The inductors L3 and L4 have the same inductance values, and the inductors L1 and L2 have the The inductor L1 and the first same inductance values. resistor R1 are connected together at a common point A and to one side of the capacitor C1. The inductor L2 and the second resistor R2 are connected together at a common point B and to the other side of the capacitor C1. resistors R1 and R2 also have the same values.

As previously pointed out, the primary purpose of the impedance blocking filter circuit **59** is to block the impedances from the telephone set at above the frequency of 30 KHz from reaching the house wiring **34**, thereby preventing adverse performance of the ADSL network unit

15

20

42 (Figure 1). In particular, the ADSL data signals being in the frequency range of 30 KHz and 2 MHz mainly blocked by the inductors L1 and L2. However, it has been experienced that some telephone sets have an input capacitance of less than 5 nf which can cause resonant impedances to occur within the ADSL band. order to eliminate this undesirable effect, the capacitor C1 is used to lower any resonance into an acceptable dead band at around the 10 KHz frequency. Further, the capacitor C1 also provides additional attenuation of the ADSL signals so as to prevent driving the telephone impedance into a non-linear region and converting the high frequency ADSL signals into audible signals which can be heard by the subscriber or converted to another ADSL band and cause ADSL interference. While there may still exist other minor resonances in the telephone set in the frequency range of between 20 KHz and 60 KHz, their undesirable effect is significantly reduced by the resistors R1 and R2 which produce a de-Q effect. should be noted that the inductors L1 and L2 are formed separate inductors so as to avoid longitudinal as impedance problems as well as blocking differential impedances.

10

15

Since the inductors **L1** and **L2** have their own frequency limitations (e.g., self-resonant frequency), the inductors **L3** and **L4** are provided so as to block the telephone impedances in the frequency band of 1 MHz to 20 MHz. These inductors **L3**, **L4** are necessary when phoneline home networking interface units (Figure 1) are being used in conjunction with the ADSL network interface unit **42**, as will be explained hereinafter. The inductors **L5** and **L6** are provided so as to block the telephone set impedances in the frequency band of 20 MHz to 500 MHz, which will prevent any problems caused by TV/FM interference.

For completeness in the disclosure of the above-described filter circuit but not for purposes of limitation, the following representative values and component identifications are submitted. These values and components were employed in a filter circuit that was constructed and tested, and which provides high quality performance.

20	PART	TYPE or VALUE
	L1, L2	10 mH
	L3, L4	220 μ H
	L5, L6	ferrite toroid, 75 μ H
	C1	20 nf
25	R1, R2	22 Ω

15

20

With these above values being used, the input impedance of the impedance blocking filter circuit 59 was plotted for various telephone equipment impedances (e.g., open, short, capacitive, inductive, resonant, or a combination of these conditions) as a function of frequency and is illustrated in Figure 5. As can be seen from the various curves, the input impedance across the input terminals 66, 68 of the impedance blocking filter circuit 59 for any telephone impedances connected across its output terminals 70, 72 is equal to or greater than 2K Ohms at frequencies above 40 KHz.

The impedance blocking filter circuit **59** of Figure 3 is basically a second-order filter and has been found to minimize adequately voice band transmission effects when up to eight (8) filter circuits are installed into the telecommunication system of Figure 1. In order to provide higher attenuation at frequencies above 20 KHz, there is shown in Figure 4 a schematic circuit diagram of a second embodiment of a third-order impedance blocking filter circuit **59a** of the present invention. The third-order filter circuit of Figure 4 is substantially identical to the second-order filter circuit of Figure 3, except there has been added an inductor **L7** and an

10

15

20

inductor L8. The inductor L7 is interconnected between the common point A and the first resistor R1, and the inductor L8 is connected between the common point B and the second resistor R2. The inductors L7 and L8 have the same inductance values.

Based upon tests conducted on the third-order filter circuit of Figure 4, it was observed that higher attenuation was provided at frequencies above 20 KHz. However, it was found that the number of such third-order filter circuits which could be connected to the telecommunication system of Figure 1 was limited to three or four. This is due to the fact that the inductor values of L1, L5, L7 and L8 of Figure 4 are smaller (on the order of 5-10 mH) than the ones in Figure 3, the capacitor value of C1 of Figure 4 is larger (on the order of 33-47 nf) than the one in Figure 3, and the additive capacitive loading caused by each added filter circuit will adversely affect the voice band performance. Thus, the optimized operation between voice performance and ADSL performance was found to exist when only three or four filter circuits 59a were installed.

15

20

While the filter circuit of Figure 3 performed adequately, the inventor has found based upon further testing that a transient problem will occur when the telephone set goes "off-hook" at the peak of the ring signal. This "off-hook" transient condition may cause current spikes to occur which are higher than 600 mA. As a result, the high current will tend to saturate the inductors, thereby momentarily lowering the input impedance of the filter circuit and thus adversely affects the data on the ADSL signal being transmitted to the interface unit 42.

In order to overcome this current transient problem, the inventors have developed fast current limiting protection circuitry 74 for providing protection against the "off-hook" transients. In Figure 6 of the drawings, there is shown a schematic circuit diagram of the current limiting protection circuitry 74 which is comprised of depletion mode N-channel field-effect transistors (FET) Q1, Q2; resistors R1a, R2a; and varistors RV1, RV2. The FET Q1 has its drain electrode connected to a first input terminal 76, its source electrode connected to one end of the resistor R1a, and its gate electrode connected to the other end of the resistor R1a. The common point C of the gate electrode of the transistor Q1 and the resistor R1a

15

20

is also joined to the first output terminal 78. Similarly, the FET Q2 has its drain connected to a second input terminal 80, its source connected to one end of the resistor R2a, and its gate electrode connected to the other end of the resistor R2a. The common point D of the gate of the transistor Q2 and the resistor R2a is also joined to a second output terminal 82. One end of the varistor RV1 is connected to the drain of the transistor Q1, and the other end thereof is connected to the common point C. One end of the varistor RV2 is connected to the drain of the transistor Q2, and the other end thereof is connected to the common point C to the common point D.

In use, the current limiting protection circuitry 74 replaces the resistors R1 and R2 of Figure 3. The first and second input terminals 76, 80 of the protection circuitry 74 are connectable to the common points A and B of Figure 3, and the first and second output terminals 78, 82 thereof are connected to the tip and ring output terminals 70, 72 of Figure 3. The transistors Q1, Q2 may be similar to the ones commercially available from Supertex Corporation under their Part No. DN2530N3. The varistors may be similar to the type ZNR which are manufactured and sold by Panasonic Corporation. The resistors R1a and R2a have the same resistance value and

15

20

are on the order of 5-20 Ohms depending on the thresholds of the transistors Q1, Q2. It should be understood that the transistors Q1, Q2 have a large tolerance on current limit and the resistors R1a, R2a permit the desired current limit value to be adjusted. Alternatively, the resistors R1a, R2a may have a value of zero Ohms or be entirely eliminated.

In normal on-hook operation, the transistors Q1 and Q2 are rendered conductive and have an on-resistance value of about 10 Ohms. When the telephone set goes "off-hook" into high ringing voltage, the gate-to-source voltage of the forward conducting FET will become more negative due to the resistors R1a, R2a. As a result, the resistance of the transistors Q1, Q2 will go very high which will limit the current spikes to approximately 70-100 mA. The transistor Q1 serves to limit the current flowing in a first direction, and the transistor Q2 serves to limit the current flow in a reverse direction. Further, the varistors RV1, RV2 defining transient protection means function to clamp transients caused by lightning and power shorts from damaging or destroying the FETS Q1, Q2.

15

20

In view of continuing increased use of home computers and the high demand for accessing information from the Internet in the last decade or so, many of the subscribers will be multi-PC homes. As shown in Figure 1, the subscriber's premises or small business will typically have a second computer 38a also connected to the same internal house wiring 34. In order to effect high-speed data transfer in the multi-PC environment, there will be required phoneline home networking interface units 42a for using the internal house wiring in the frequency band above 5 MHz so as to interconnect the multiple computers 38, 38a or other devices at data rates above 10 MB/s as illustrated. While the impedance filter circuit of the present invention adequately filters and blocks the telephone impedances from the home networking signals, which are in the frequency band of 5-10 MHz, it will be noted that the home networking signals from the telephone company's C.O. are however still connected to the house wiring via the NID/surge protector unit 32.

In order to solve this problem, the inventor has developed a home network demarcation filter **84** as shown in dotted lines in Figure 1 for connection at a point of demarcation (NID/surge protector unit **32**) between the

10

15

20

telephone company's incoming lines 16 and the subscriber's internal house wiring 34 via the demarcation unit 36. A schematic circuit diagram of the home network demarcation network is depicted in Figure 7. demarcation filter 84 includes two input (tip and ring) terminals 86, 88 which are connectable to the incoming lines via the jack side of the demarcation unit 36 in the NID/surge protector unit 32 and two output (tip and ring) terminals 90, 92 which are connectable to the internal house wiring via the plug side of the demarcation unit 36. The demarcation filter is comprised of six inductors L9-L14 and two capacitors C2, C3. In use, demarcation filter is transparent to the ADSL signals having the frequencies between 30 KHz and 2 MHz but will produce an attenuation of more than 40 dB for frequencies above 5 MHz. The demarcation filter will also provide an inductive input impedance for above 5 MHz frequency band so as to prevent loading down the home networking signals on the incoming phone lines and also adds data security benefits.

From the foregoing detailed description, it can thus be seen that the present invention provides an impedance blocking filter circuit used in telecommunication systems for interconnecting between incoming telephone lines and

15

20

customer's terminal equipment so as to unconditionally block impedances above 20 KHz due to the customer's terminal equipment from an ADSL network interface unit and/or home networking interface unit. The impedance blocking filter circuit is comprised of six inductors, two resistors, and a capacitor.

While there has been illustrated and described what is at present considered to be a preferred embodiment of the present invention, it will be understood by those skilled in the art that various changes and modifications may be made, and equivalents may be substituted for elements thereof without departing from the true scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the central scope thereof. Therefore, it is intended that this invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out the invention, but that the invention will include all embodiments falling within the scope of the appended claims.

10

15

20

CLAIMS

1. An impedance blocking filter circuit used in telecommunication systems for interconnecting between incoming telephone lines and customer's terminal equipment so as to unconditionally block impedances from above 20 KHz due to the customer's terminal equipment from an ADSL network unit and/or home networking interface unit, said filter circuit comprising:

first, second, and third inductors connected in series between a first input terminal and a first common point;

said first inductor having its one end connected to said first input terminal and its other end connected to one end of said second inductor, said second inductor having its other end connected to one end of said third inductor, said third inductor having its other end connected to said first common point;

a first resistor having its one end also connected to said first common point and its other end connected to a first output terminal;

30

35

fourth, fifth, and sixth inductors connected in series between a second input terminal and a second common point;

said four inductor having its one end connected to said second input terminal and its other end connected to one end of said fifth inductor, said fifth inductor having its other end connected to one end of said sixth inductor, said sixth inductor having its other end connected to said second common point;

a second resistor having its one end also connected to said second common point and its other end connected to a second output terminal; and

a capacitor having its one end connected to said first common point and its other end connected to said second common point.

2. An impedance blocking filter circuit as claimed in Claim 1, wherein said first and fourth inductors are comprised of ferrite toroids.

- 3. An impedance blocking filter circuit as claimed in Claim 2, wherein said second and fifth inductors have values on the order of 220 μH_{\odot}
- 4. An impedance blocking filter circuit as claimed in Claim 3, wherein said third and sixth inductors have values on the order of 10 mH.
- 5. An impedance blocking filter circuit as claimed in Claim 4, wherein said first and second resistors have values on the order of 22 Ohms.
- 6. An impedance blocking filter circuit as claimed in Claim 5, wherein said capacitor has the value on the order of 22 nf.
- 7. An impedance blocking filter circuit as claimed in Claim 1, further comprising current limiting protection means connected between said common points and said output terminals for reducing current spikes caused by the customer's terminal equipment going off-hook.

10

15

- 8. An impedance blocking filter circuit as claimed in Claim 7, wherein said current limiting protection means is comprised of first and second depletion mode field-effect transistors and first and second transient protection varistors.
- 9. An impedance blocking filter circuit as claimed in Claim 8, wherein said first depletion mode fieldeffect transistor has its conduction path electrodes interconnected between said first common point and said one end of said first resistor and its gate electrode connected to said other end of said first resistor, said second depletion mode field-effect transistor having its conduction path electrodes interconnected between said second common point and said one end of said second resistor and its gate electrode connected to said other end of said second resistor, said first varistor having its one end connected also to said first common point and its other end connected to said first output terminal, said second varistor having its one end connected also to said second common point and its other end connected to said second output terminal.

10

15

2.0

10. An impedance blocking filter circuit used in telecommunication systems for interconnecting between incoming telephone lines and customer's terminal equipment so as to unconditionally block impedances from above 20 KHz due to the customer's terminal equipment from an ADSL network unit and/or home networking interface unit, said filter circuit comprising:

first, second, and third inductors connected in series between a first input terminal and a first common point;

said first inductor having its one end connected to said first input terminal and its other end connected to one end of said second inductor, said second inductor having its other end connected to one end of said third inductor, said third inductor having its other end connected to said first common point;

a seventh inductor and a first resistor connected in series between said first common point and a first output terminal, said seventh inductor having its one end connected also to said first common point and its other end connected to one end of said first

resistor, said first resistor having its other 25 end connected to a first output terminal;

fourth, fifth, and sixth inductors connected in series between a second input terminal and a second common point;

said four inductor having its one end connected to said second input terminal and its other end connected to one end of said fifth inductor, said fifth inductor having its other end connected to one end of said sixth inductor, said sixth inductor having its other end connected to said second common point;

an eighth inductor and a second resistor connected in series between said second common point and a second output terminal, said eighth inductor having its one end connected also to said second common point and its other end connected to one end of said second resistor, said second resistor having its other end connected to a second output terminal; and

40

30

35

a capacitor having its one end connected to said first common point and its other end connected to said second common point.

- 11. An impedance blocking filter circuit as claimed in Claim 10, wherein said first and fourth inductors are comprised of ferrite toroids.
- 12. An impedance blocking filter circuit as claimed in Claim 11, wherein said second and fifth inductors have values on the order of 220 $\mu \rm H.$
- 13. An impedance blocking filter circuit as claimed in Claim 12, wherein said third and sixth inductors have values on the order of 5-10 mH.
- 14. An impedance blocking filter circuit as claimed in Claim 13, wherein said seventh and eighth inductors have values on the order of 5-10 mH.

- 15. An impedance blocking filter circuit as claimed in Claim 14, wherein said first and second resistors have values on the order of 22 Ohms.
- 16. An impedance blocking filter circuit as claimed in Claim 15, wherein said capacitor has the value on the order of 47 nf.
- 17. An impedance blocking filter circuit as claimed in Claim 1, further comprising home network demarcation filter means interconnected between the incoming telephone lines and internal house wiring for blocking the impedance of the customer's terminal equipment from home networking signals.
- 18. An impedance blocking filter circuit as claimed in Claim 17, said demarcation filter means is comprised of six inductors and two capacitors.
- 19. An impedance blocking filter circuit as claimed in Claim 10, further comprising home network demarcation filter means interconnected between the incoming

telephone lines and internal house wiring for blocking

the impedance of the customer's terminal equipment from home networking signals.

20. An impedance blocking filter circuit as claimed in Claim 19, said demarcation filter means is comprised of six inductors and two capacitors.

10

15


20


ABSTRACT OF THE DISCLOSURE

An impedance blocking filter circuit is provided for use in telecommunication systems for interconnecting between incoming telephone lines and customer's terminal equipment so as to unconditionally block impedances above 20 KHz due to the customer's terminal equipment from an ADSL network unit and/or home networking interface unit. The filter circuit includes first, second, and third inductors connected in series between a first input terminal and a first common point. A first resistor has its one end connected also to the first common point and its other end connected to a first output terminal. Fourth, fifth and sixth inductors are connected in series between a second input terminal and a second common point. A second resistor has its one end also connected to the second common point and its other end connected to a second output terminal. A capacitor has its ends connected across the first and second common points. In another aspect, the filter circuit also includes current limiting protection circuitry for reducing ring trip, dial pulse and off-hook transient current spikes.


į


8478530536






<u>.</u>







ů.									
ماط	ခင်္ခ	tima	2 0	duc	cian	1.1	inside this box	\rightarrow	→
	ase	: lvbe	aμ	ius	Siuii	(+)	IIISIUE IIIIS DUX	$\overline{}$	

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Attorney Docket Number	98A-1919			
DECLARATION FOR UTILITY OR DESIGN	First Named Inventor	Frederick J. Kiko			
PATENT APPLICATION	COMPLETE IF KNOWN				
(37 CFR 1.63)	Application Number	/			
☑ Declaration ☐ Declaration	Filing Date				
Submitted OR Submitted after Initial	Group Art Unit				
with Initial Filing (surcharge Filing (37 CFR 1.16 (e)) required)	Examiner Name				

г									
	As a below named inventor, I hereby declare that:								
	My residence, post office address, and citizenship are as stated below next to my name.								
	I believe I am the original, names are listed below) of	first and sole inventor (if only the subject matter which is	y one name is listed below)	or an original, fi	rst and joint inventor (if plural				
	names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: IMPEDANCE BLOCKING FILTER CIRCUIT								
	the specification of which (Title of the Invention) is attached hereto OB								
	was filed on (MM/DI	D/YYYY)	as Uniter	d States Applica	tion Number or PCT International				
	Application Number	and w	as amended on (MM/DD/Y	YYY)	(if applicable).				
	I hereby state that I have re amended by any amendme	eviewed and understand the eart specifically referred to abo	contents of the above ident	tified specificatio	n, including the claims, as				
	•	disclose information which is		defined in 37 CF	FR 1.56.				
Q I	certificate, or 365(a) of any	PCT international applicatio ave also identified below, by o	on which designated at least checking the box, any foreign	ist one country (ign application fo	cation(s) for patent or inventor's other than the United States of or patent or inventor's certificate, ority is claimed.				
	Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached? YES NO				
_									
<u>[</u>	Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:								
F	I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below. Application Number(s) Filing Date (MM/DD/YYYY)								
⊢	Application Numbers	(S) I FIIING Date	∂(MM/UU/YYY) i						

[Page 1 of 2]

Please type a plus sign (+) inside this box

Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains

a valid OMB control number.

DECLARATION -- Utility or Design Patent Application

United States of United States of information white information whi	of Americ or PCT Int och is mat	it under 35 U.S.C a, listed below a emational applicaterial to patentab international filing	nd, inso ation in ility as o	ofar as the subje the manner prov defined in 37 CF	ect matter rided by the R 1.56 wh	of each of the e first paragr	he claims of thi aph of 35 U.S.(is applica C. 112, I	ation is acknow	not disclosed dedge the duty	in the prior to disclose
U.S	S. Pare	nt Application		PCT Parent			iling Date D/YYYY)			nt Patent N (if applicab	
		CT international									
		ereby appoint the nnected therewit	h: 🔲	Customer Numb	per				•	Place Custo Number Bar	omer Code
			X	Registered prac		name/registra	ation number lis	sted belo	w L	Label he	
or	Name	•		Registr Num			Nam	ie			stration mber
DAVIS CHIN			26,85	4							
Additional r	egistered	l practitioner(s) n	amed o	n supplemental l	Registered	Practitioner	Information she	et PTO/	SB/02C	attached here	eto.
Direct all corre	esponde			er Number Code Label			OR	X Co	rrespo	ondence add	ress below
Name	DAV	/IS CHIN, E	SQ.,	Attorney a	at Law				*****		
Address	209	9 So. LaSal	le St	treet							
Address	Sui	ite 410									
City	Chi	Lcago			_	State	IL	ZIP	6	50604-1202	2
Country	USA	A		Telephon	e 312-	726-6448	3	Fax	3	312-368-00	034
believed to be punishable by	true; and fine or in	I statements mad I further that the aprisonment, or lates the contract	se state	ements were ma	ade with th	ne knowledge	e that willful fal	lse state	ments	and the like se	o made are
Name of So	ole or F	irst Invento	:			☐ A petit	ion has been	filed for	r this u	nsigned inve	entor
Gi	ven Nan	ne (first and mi	ddle [if	any])		Family Name or Surname					
	Freder					Kiko					
Inventor's Signature X Heckerick A Selvo			Elio	•				Date	Aby 13,98		
Residence: City Carlsbad		State	CA	Country	USA			Citizenship	USA		
Post Office A	ddress	3561 Donna	a Dr.								
Post Office A	ddress	:									
C <u>対</u> y		Carlsbad	State	CA	ZIP	9200	8	Cou	ntry	USA	
Additional	invento	rs are being na	med o	n the sur	nlements	1 Additiona	Linventor(s)	sheet(s)	PTO/	SB/02A attac	ched hereto

Serial or Patent No.:	rederick J. Kiko	Attorney Docket No. 98A-1919
Filed or Issued: For: IMPEDANCE BLOCKING	FILTER CIRCUIT	
VERIFIED STAT	EMENT (DECLARATION) CLAIMING : 1.9(f) AND 1.27(b)) - INDEPEN	
defined in 37 CFR 1.9(c) for	purposes of paying reduced for to the Patent and Trademark	y as an independent inventor as ees under section 41(a) and (b) of Office with regard to the
		ed
contract or law to assign, graperson who could not be class person had made the invention	<u> </u>	rights in the invention to any ntor under 37 CFR 1.9(c) if that ald not qualify as a small
licensed or am under an obliquitense any rights in the inv	nization to which I have assig gation under contract or law t vention is listed below:	
[] no such person, con [X] persons, concerns o	cern, or organization or organizations listed below*	
*NOTE: Separate ver	ified statements are required tion having rights to the invities. (37 CFR 1.27)	l from each named person,
ADDRESS 3561 Donna Drive	e, Carlsbad, CA 92008 [X] SMALL BUSINESS CONCERN	[] NONPROFIT ORGANIZATION
ADDRESS [] INDIVIDUAL FULL NAME ADDRESS	[] SMALL BUSINESS CONCERN	[] NONPROFIT ORGANIZATION
	[] SMALL BUSINESS CONCERN	[] NONPROFIT ORGANIZATION
in status resulting in loss of the time of paying, the earls	of entitlement to small entity	tent, notification of any change y status prior to paying, or at maintenance fee due after the date e. (37 CFR 1.28(b))
statements made on information statements were made with the are punishable by fine or impurited States Code, and that	on and belief are believed to e knowledge that willful false prisonment, or both, under sec such willful false statements	n knowledge are true and that all be true; and further that these e statements and the like so made ction 1001 of Title 18 of the s may jeopardize the validity of t to which this verified statement
Frederick J. Kiko NAME OF INVENTOR	NAME OF INVENTOR	NAME OF INVENTOR
Signature of Inventor	Signature of Inventor	Signature of Inventor
* NOV 13 1998	Date	Date

Applicant or Patentee: Serial or Patent No.:	Frederick J. Kiko	Attorney Docket No. 98A-1919
Filed or Issued:		
For: IMPEDANCE BL	OCKING FILTER CIRCUIT	
	O STATEMENT (DECLARATION) CLAIM CFR 1.9(f) AND 1.27(c)) - SMA	
I hereby declare that I	am	
		ntified below: mpowered to act on behalf of the
	Excelsus Technologies, Inc. 3561 Donna Drive, Carlsba	d, CA 92008
business concern as def purposes of paying redu Code, in that the numbe does not exceed 500 per of the business concern persons employed on a f periods of the fiscal y directly or indirectly,	ined in 13 CFR 121.3-18, and raced fees under section 41(a) or of employees of the concern, sons. For purposes of this state is the average over the previously in the previou	ness concern qualifies as a small eproduced in 37 CFR 1.9(d), for and (b) of Title 35, United States including those of its affiliates, tement, (1) the number of employees ous fiscal year of the concern of the ry basis during each of the pay liates of each other when either, he power to control the other, or a control both.
I hereby declare that r	eights under contract or law ha ern identified above with rega	ve been conveyed to and remain with
by inventor(s) Frede	rick J. Kiko	
[X] the specifica	tion filed herewith erial No,	filed
individual, concern or rights to the invention qualify as a small busi qualify as a small busi 37 CFR 1.9(e). *NOTE: S	organization having rights to n are held by any person, other ness concern under 37 CFR 1.9(ness concern under 37 CFR 1.9(Separate verified statements ar n having rights to the invention	ness concern are not exclusive, each the invention is listed below* and no than the inventor, who could not d) or by any concern which would not d) or a nonprofit organization under the required from each named person, on averring to their status as small
NAME NONE		
ADDRESS [] INDIVII	DUAL [] SMALL BUSINESS CONC	ERN [] NONPROFIT ORGANIZATION
NAMEADDRESS		
[] INDIVII	OUAL [] SMALL BUSINESS CONC	CERN [] NONPROFIT ORGANIZATION
in status resulting in the time of paying, the	loss of entitlement to small e	or patent, notification of any change entity status prior to paying, or at any maintenance fee due after the date priate. (37 CFR 1.28(b))
statements made on info statements were made we are punishable by fine United States Code, and	ormation and belief are believen th the knowledge that willful or imprisonment, or both, unden I that such willful false state	my own knowledge are true and that all ed to be true; and further that these false statements and the like so made er section 1001 of Title 18 of the ements may jeopardize the validity of patent to which this verified statement
NAME OF PERSON SIGNING TITLE OF PERSON OTHER T ADDRESS OF PERSON SIGN		sbad, CA 92008
LEDICEOU OF FERDON SIGN.		
SIGNATURE HOL	buck Akles	DATE NOV 13 199

X.